## CM1215

## 1, 2 and 4-Channel Low Capacitance ESD Arrays

## Product Description

The CM1215 family of diode arrays provides ESD protection for electronic components or sub-systems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series which steer the positive or negative ESD current pulse to either the positive (Vp) or negative (VN) supply rail. The CM1215 protects against ESD pulses up to $\pm 15 \mathrm{kV}$ per the IEC $61000-4-2$ standard.

This device is particularly well-suited for protecting systems using high-speed ports such as USB2.0, IEEE1394 (Firewire ${ }^{\circledR}$, iLink ${ }^{\text {TM }}$ ), Serial ATA, DVI, HDMI and corresponding ports in removable storage, digital camcorders, DVD-RW drives and other applications where extremely low loading capacitance with ESD protection are required in a small package footprint.

## Features

- One, two, and four channels of ESD Protection
- Provides $\pm 15 \mathrm{kV}$ ESD Protection on Each Channel Per the IEC 61000-4-2 ESD Requirements
- Channel Loading Capacitance of 1.6 pF Typical
- Channel I/O to GND Capacitance Difference of 0.04 pF Typical
- Mutual Capacitance of 0.13 pF Typical
- Minimal Capacitance Change with Temperature and Voltage
- Each I/O Pin Can Withstand Over 1000 ESD Strikes
- SOT Packages
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


## Applications

- IEEE1394 Firewire ${ }^{\circledR}$ Ports at $400 \mathrm{Mbps} / 800 \mathrm{Mbps}$
- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports
- General Purpose High-Speed Data Line ESD Protection


ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com


ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| CM1215-01SO | SOT23-3 <br> (Pb-Free) | 3000/Tape \& Reel |
| CM1215-02SR | SOT143 <br> (Pb-Free) | 3000/Tape \& Reel |
| CM1215-02SO | SOT23-5 <br> (Pb-Free) | 3000/Tape \& Reel |
| CM1215-04SO | SOT23-6 <br> (Pb-Free) | 3000/Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## BLOCK DIAGRAM



CM1215-01SO


CM1215-02SO
CM1215-02SR


CM1215-04SO

## PACKAGE / PINOUT DIAGRAMS

Top View


3-Pin SOT23-3

Top View


4-Pin SOT143

Top View


5-Lead SOT23-5

Top View


6-Pin SOT23-6

Table 1. PACKAGE PIN DESCRIPTIONS

|  | SOT23-3 | SOT143 | SOT23-5 | SOT23-6 | Type |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Pin Name | Pin No. | Pin No. | Pin No. | Pin No. |  |  |
| CH1 | 1 | 2 | 3 | 1 | I/O | ESD Channel |
| $\mathrm{V}_{\mathrm{N}}$ | 3 | 1 | 2 | 2 | GND | Negative voltage supply rail |
| CH 2 | - | 3 | 4 | 3 | I/O | ESD Channel |
| CH 3 | - | - | - | 4 | I/O | ESD Channel |
| $\mathrm{V}_{\mathrm{P}}$ | 2 | 4 | 5 | 5 | PWR | Positive voltage supply rail |
| CH 4 | - | - | - | 6 | I/O | ESD Channel |
| $\mathrm{N} / \mathrm{C}$ | - | - | 1 | - | - | No Connection |

## SPECIFICATIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

| Parameter | Rating | Units |
| :--- | :---: | :---: |
| Operating Supply Voltage $\left(\mathrm{V}_{\mathrm{P}}-\mathrm{V}_{\mathrm{N}}\right)$ | 6 | V |
| Diode Forward DC Current (Note 1) | 20 | mA |
| DC Voltage at any Channel Input | $\left(\mathrm{V}_{\mathrm{N}}-0.5\right)$ to $\left(\mathrm{V}_{\mathrm{P}}+0.5\right)$ | V |
| Operating Temperature Range |  |  |
| Ambient | -40 to +85 |  |
| Junction | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. STANDARD OPERATING CONDITIONS

| Parameter | Rating | Units |
| :--- | :---: | :---: |
| Operating Temperature Range | -40 to +85 |  |
| Package Power Rating |  |  |
| SOT23-3 Package (CM1215-01SO) | 225 | mW |
| SOT143 Package (CM1215-02SR) | 225 |  |
| SOT23-5 Package (CM1215-02SO) | 225 |  |
| SOT23-6 Package (CM1215-04SO) | 225 |  |

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{P}}$ | Operating Supply Voltage ( $\left.\mathrm{V}_{\mathrm{P}}-\mathrm{V}_{\mathrm{N}}\right)$ |  |  | 3.3 | 5.5 | V |
| $\mathrm{IP}_{\mathrm{P}}$ | Operating Supply Current | $\left(\mathrm{V}_{\mathrm{P}}-\mathrm{V}_{\mathrm{N}}\right)=3.3 \mathrm{~V}$ |  |  | 8 | $\mu \mathrm{A}$ |
| $V_{F}$ | Diode Forward Voltage Top Diode Bottom Diode | $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.95 \end{aligned}$ | V |
| ILEAK | Channel Leakage Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}=0 \mathrm{~V}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{\text {IN }}$ | Channel Input Capacitance | $\begin{aligned} & \text { At } 1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{P}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{N}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=1.65 \mathrm{~V} \end{aligned}$ |  | 1.6 | 2.0 | pF |
| $\Delta \mathrm{C}_{\text {IN }}$ | Channel I/O to GND Capacitance Difference |  |  | 0.04 |  | pF |
| $\mathrm{C}_{\text {MUTUAL }}$ | Mutual Capacitance | $\left(V_{P}-V_{N}\right)=3.3 \mathrm{~V}$ |  | 0.13 |  | pF |
| $\mathrm{V}_{\text {ESD }}$ | ESD Protection Peak Discharge Voltage at any channel input, in system, contact discharge per IEC 61000-4-2 standard | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { (Notes } 2 \text { and 3) } \end{aligned}$ | $\pm 15$ |  |  | kV |
| $\mathrm{V}_{\mathrm{CL}}$ | Channel Clamp Voltage Positive Transients Negative Transients | $\begin{aligned} & \mathrm{I}_{\mathrm{PP}}=1 \mathrm{~A}, \mathrm{t}_{\mathrm{P}}=8 / 20 \mu \mathrm{~S} ; \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \end{aligned}$ |  | $\begin{aligned} & V_{P+1.5} \\ & V_{N^{-}}-1.5 \end{aligned}$ |  | V |
| $\mathrm{R}_{\text {DYN }}$ | Dynamic Resistance Positive transients Negative transients | $\begin{aligned} & \mathrm{IPP}=1 \mathrm{~A}, \mathrm{t}_{\mathrm{P}}=8 / 20 \mu \mathrm{~S} ; \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  | $\Omega$ |

[^0]
## CM1215

## PERFORMANCE INFORMATION

## Input Channel Capacitance Performance Curves



Figure 1. Typical Variation of $\mathrm{C}_{\text {IN }}$ vs. $\mathrm{V}_{\text {IN }}$ ( $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{P}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}=0 \mathrm{~V}, 0.1 \mu \mathrm{~F}$ Chip Capacitor between $\mathrm{V}_{\mathrm{P}}$ and $\mathrm{V}_{\mathrm{N}}, \mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$ )


Figure 2. Typical Filter Performance (Nominal Conditions unless Specified Otherwise, 50 Ohm Environment)

## APPLICATION INFORMATION

## Design Considerations

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/ Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Figure 1, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by L1 and L2. The voltage VCL on the line being protected is:

## $\mathbf{V}_{\mathbf{C L}}=$ Fwd voltage drop of $\mathrm{D}_{\mathbf{1}}+\mathrm{V}_{\text {SUPPLY }}+\mathrm{L} 1 \times \mathrm{d}\left(\mathrm{I}_{\mathrm{ESD}}\right) / \mathrm{dt}+\mathrm{L} 2 \times \mathrm{d}($ IESD $) / d t$

where IESD is the ESD current pulse, and VSUPPLY is the positive supply voltage.
An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from zero to 30 Amps in 1ns. Here d(IESD)/dt can be approximated by d(ESD)/dt, or $30 /(1 \mathrm{x} 10-9)$. So just 10 nH of series inductance (L1 and L2 combined) will lead to a 300 V increment in VCL!

Similarly for negative ESD pulses, parasitic series inductance from the $\mathrm{V}_{\mathrm{N}}$ pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the $\mathrm{V}_{\mathrm{P}}$ pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

## Additional Information

See also ON Semiconductor Application Note, "Design Considerations for ESD Protection", in the Applications section.


Figure 3. Application of Positive ESD Pulse between Input Channel and Ground

## PACKAGE DIMENSIONS

CASE 419AH-01
ISSUE O


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
. CONTROLLING DIMENSION: MILLIMETERS
2. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE THICIMNESS. MINIMUM THICKNESS OF BASE MATERIAL
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD
FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT
EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H
4. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.75 | 1.17 |
| A1 | 0.05 | 0.15 |
| b | 0.30 | 0.50 |
| c | 0.08 | 0.20 |
| D | 2.80 | 3.05 |
| E | 2.10 | 2.64 |
| E1 | 1.20 | 1.40 |
| e | 0.95 BSC |  |
| L | 0.40 | 0.60 |
| L2 | 0.25 BSC |  |
| M | $0^{\circ}$ | $8^{\circ}$ |

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

SOT-143, 4 Lead
CASE 527AF-01
ISSUE A


TOP VIEW


SIDE VIEW
END VIEW

## Notes:

(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC TO-253.

## PACKAGE DIMENSIONS

SOT-23, 5 Lead
CASE 527AH-01
ISSUE O


TOP VIEW

| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A | 0.90 |  | 1.45 |
| A1 | 0.00 |  | 0.15 |
| A2 | 0.90 | 1.15 | 1.30 |
| b | 0.30 |  | 0.50 |
| c | 0.08 |  | 0.22 |
| D | 2.90 BSC |  |  |
| E | 2.80 BSC |  |  |
| E1 | 1.60 BSC |  |  |
| e | 0.95 BSC |  |  |
| L | 0.30 | 0.45 | 0.60 |
| L1 | 0.60 REF |  |  |
| L2 | 0.25 REF |  |  |
| $\theta$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |
| $\theta 1$ | $5^{\circ}$ | $10^{\circ}$ | $15^{\circ}$ |
| $\theta 2$ | $5^{\circ}$ | $10^{\circ}$ | $15^{\circ}$ |



END VIEW

Notes:
(1) All dimensions in millimeters. Angles in degrees.
(2) Complies with JEDEC standard MO-178.

## PACKAGE DIMENSIONS

SOT-23, 6 Lead
CASE 527AJ-01
ISSUE A


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DATUM C IS THE SEATING PLANE.

|  | MILIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | --- | 1.45 |
| A1 | 0.00 | 0.15 |
| A2 | 0.90 | 1.30 |
| b | 0.20 | 0.50 |
| c | 0.08 | 0.26 |
| D | 2.70 | 3.00 |
| E | 2.50 | 3.10 |
| E1 | 1.30 | 1.80 |
| e | 0.95 BSC |  |
| L | 0.20 | 0.60 |
| L2 | 0.25 BSC |  |

detaila and View
END VIEW
RECOMMENDED SOLDERING FOOTPRINT*

DIMENSIONS: MILLIMETERS
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

FireWire is a registered trademark of Apple Computer, Inc.
iLink is a trademark of S. J. Electro Systems, Inc.

> ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    1. All parameters specified at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.
    2. Standard IEC 61000-4-2 with $\mathrm{C}_{\text {Discharge }}=150 \mathrm{pF}, \mathrm{R}_{\text {Discharge }}=330 \Omega, \mathrm{~V}_{\mathrm{P}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}$ grounded.
    3. From I/O pins to $\mathrm{V}_{\mathrm{P}}$ or $\mathrm{V}_{\mathrm{N}}$ only. $\mathrm{V}_{\mathrm{P}}$ bypassed to $\mathrm{V}_{\mathrm{N}}$ with low ESR $0.2 \mu \mathrm{~F}$ ceramic capacitor.
